CLAIMS

1. A method comprising:

copying a rise time delay value and a fall time delay value from a tuple of a VHDL generic variable; and

storing a rise time generic variable and a fall time generic variable, the rise time generic variable comprising at least one rise time delay value and the fall time generic variable comprising at least one fall time delay value.

2. The method of claim 1, wherein the rise time generic variable comprises the rise time delay value copied from the tuple, and wherein the fall time generic variable comprises the fall time delay value copied from the tuple.

3. The method of claim 1, further comprising:

storing the at least one rise time delay value and the at least one fall time delay value according to a predetermined correlation policy;

removing at least one duplicate rise time delay value from the at least one rise time delay value; and

removing at least one duplicate fall time delay value from the at least one fall time delay value.

4. The method of claim 3, wherein the correlation policy represents a correlation of occurrences of delay values in a VHDL standard delay file.

5. The method of claim 3, wherein method further comprises:

grouping, into at least one correlation set, one of

the at least one rise time delay value into a rise time delay correlation set; and

the at least one fall time delay value into a fall time delay correlation set.

6. The method of claim 3, wherein method further comprises:

sorting at least one set of

the at least one rise time delay value; and

the at least one fall time delay value.

7. The method of claim 3, further comprising:

collecting generic variables from a VHDL standard delay file;

selecting a generic variable; and

extracting delay values for the selected generic variable.

8. The method of claim 3, further comprising:

grouping delay values into correlation sets, wherein each of the correlation sets comprises a group of delay values up to a predetermined maximum number of delay values.

9. The method of claim 8, wherein the predetermined maximum number of delay values in a group is 256.

10. The method of claim 3, wherein method further comprises:

outputting an analysis file based on the at least one rise time delay value and the at least one fall time delay value.

11. The method of claim 10, wherein the analysis file comprises a data structure comprising:

a first field containing an ISO 8859-1 character representing an index position in a correlation set; and

a set of fields, each field containing an ISO 8859-1 character representing a delay value position of a delay name in a VHDL logic gate model.

12. The method of claim 10, wherein the analysis file comprises a data structure comprising:

a set of fields, each field containing an ISO 8859-1 character indexing a set of slots containing positions for delay values of a delay name in a VHDL logic gate model; and

a second set of fields, each field containing an ISO 8859-1 character indexing the position of the delay value within the indexed slot.

13. The method of claim 10, wherein the analysis file comprises a data structure comprising:

a set of fields, each field containing an ISO 8859-1 character representing a first digit of a delay value of a delay name in a VHDL logic gate model;

a second set of fields, each field containing an ISO 8859-1 character representing a second digit of a delay value of a delay name in a VHDL logic gate model; and

a third set of fields, each field containing an ISO 8859-1 character representing a third digit of a delay value of a delay name in a VHDL logic gate model.

14. The method of claim 13, wherein each delay value is evaluated as the sum of a 3-digit number and a predetermined offset value.

15. The method of claim 14, wherein the 3-digit number comprises a base 62 number represented by alphanumeric characters.

16. The method of claim 10, wherein the analysis file comprises a 3-dimensional variable array data structure wherein:

a z-axis of the data structure represents a set of common blocks for each logical topology of a VHDL logic gate;

an x-axis of the data structure represents a delay name for the gate topology; and

a y-axis of the data structure represents an actual delay value.

17. The method of claim 16, wherein the z-axis of the data structure represents a generic delay name common to a plurality of logic gates.

18. The method of claim 10, further comprising:

collecting delay values from a VHDL standard delay file according to a second predetermined correlation policy;

sorting the delay values;

removing duplicate delay values;

grouping the delay values into correlation sets;

outputting a second analysis file;

generating statistical data for the analysis file and the second analysis file; and

comparing the statistical data to determine which correlation policy is most efficient.

19. An apparatus, comprising:

a controller/processor;

a data memory, communicatively coupled to the controller/processor, for storing a VHDL standard delay file; and

an SDF analyzer, communicatively coupled to the controller/processor and the data memory, for collecting delay values from the VHDL standard delay file by copying from each VHDL generic variable in the VHDL standard delay file a rise time delay value and a fall time delay value from a tuple of the VHDL generic variable, and for storing in the data memory a rise time generic variable and a fall time generic variable, the rise time generic variable comprising at least one rise time delay value and the fall time generic variable comprising at least one fall time delay value.

20. The apparatus of claim 19, wherein the SDF analyzer for organizing the rise time generic variable and the fall time generic variable in the data memory according to a predetermined correlation policy.

21. The apparatus of claim 20, wherein the SDF analyzer for

organizing the rise time generic variable in the data memory by sorting the at least one rise time delay value, removing any duplicate rise time delay value, and grouping the at least one rise time delay value into at least one correlation set, and for

organizing the fall time generic variable in the data memory by sorting the at least one fall time delay value, removing any duplicate fall time delay value, and grouping the at least one fall time delay value into at least one correlation set.

22. The apparatus of claim 19, wherein the rise time generic variable and the fall time generic variable are stored in an SDF analysis file in the data memory.

23. A system, comprising:

a memory for storing a VHDL standard delay file; and

an SDF analyzer, communicatively coupled to the memory, for copying from each VHDL generic variable in the VHDL standard delay file a rise time delay value and a fall time delay value from a tuple of the VHDL generic variable, and for storing in the memory a rise time generic variable and a fall time generic variable, the rise time generic variable comprising at least one rise time delay value and the fall time generic variable comprising at least one fall time delay value, the at least one rise time delay value including the rise time delay value copied from the tuple of the VHDL generic variable in the VHDL standard delay file, and the at least one fall time delay value including the fall time delay value copied from the tuple of the VHDL generic variable in the VHDL standard delay file.

24. The system of claim 23, wherein the at least one rise time delay value being sorted, with any duplicate rise time delay value being removed, and organized according to a predetermined correlation policy, and wherein the at least one fall time delay value being sorted, with any duplicate fall time delay value being removed, and organized according to a predetermined correlation policy.

25. The system of claim 24, wherein the rise time generic variable and the fall time generic variable are stored in memory in an SDF analysis file.

26. A computer readable medium comprising instructions for:

copying a rise time delay value and a fall time delay value from a tuple of a VHDL generic variable; and

storing a rise time generic variable and a fall time generic variable, the rise time generic variable comprising at least one rise time delay value and the fall time generic variable comprising at least one fall time delay value.

27. The computer readable medium of claim 26, wherein the rise time generic variable comprises the rise time delay value copied from the tuple, and wherein the fall time generic variable comprises the fall time delay value copied from the tuple.

28. The computer readable medium of claim 26, further comprising computer instructions for:

storing the at least one rise time delay value and the at least one fall time delay value according to a predetermined correlation policy;

removing at least one duplicate rise time delay value from the at least one rise time delay value; and

removing at least one duplicate fall time delay value from the at least one fall time delay value.

29. The computer readable medium of claim 28, wherein the correlation policy represents a correlation of occurrences of delay values in a VHDL standard delay file.

30. The computer readable medium of claim 28, further comprising computer instructions for:

grouping, into at least one correlation set, one of

the at least one rise time delay value into a rise time delay correlation set; and

the at least one fall time delay value into a fall time delay correlation set.

31. The computer readable medium of claim 28, further comprising computer instructions for:

sorting at least one set of

the at least one rise time delay value; and

the at least one fall time delay value.

32. The computer readable medium of claim 28, further comprising computer instructions for:

collecting generic variables from a VHDL standard delay file;

selecting a generic variable; and

extracting delay values for the selected generic variable.

33. The computer readable medium of claim 28, further comprising computer instructions for:

grouping delay values into correlation sets, wherein each of the correlation sets comprises a group of delay values up to a predetermined maximum number of delay values.

34. The computer readable medium of claim 33, wherein the predetermined maximum number of delay values in a group is 256.

35. The computer readable medium of claim 28, further comprising computer instructions for:

outputting an analysis file based on the at least one rise time delay value and the at least one fall time delay value.

36. The computer readable medium of claim 35, wherein the analysis file comprises a data structure comprising:

a first field containing an ISO 8859-1 character representing an index position in a correlation set; and

a set of fields, each field containing an ISO 8859-1 character representing a delay value position of a delay name in a VHDL logic gate model.

37. The computer readable medium of claim 35, wherein the analysis file comprises a data structure comprising:

a set of fields, each field containing an ISO 8859-1 character indexing a set of slots containing positions for delay values of a delay name in a VHDL logic gate model; and

a second set of fields, each field containing an ISO 8859-1 character indexing the position of the delay value within the indexed slot.

38. The computer readable medium of claim 35, wherein the analysis file comprises a data structure comprising:

a set of fields, each field containing an ISO 8859-1 character representing a first digit of a delay value of a delay name in a VHDL logic gate model;

a second set of fields, each field containing an ISO 8859-1 character representing a second digit of a delay value of a delay name in a VHDL logic gate model; and

a third set of fields, each field containing an ISO 8859-1 character representing a third digit of a delay value of a delay name in a VHDL logic gate model.

39. The computer readable medium of claim 38, wherein each delay value is evaluated as the sum of a 3-digit number and a predetermined offset value.

40. The computer readable medium of claim 39, wherein the 3-digit number comprises a base 62 number represented by alphanumeric characters.

41. The computer readable medium of claim 35, wherein the analysis file comprises a 3-dimensional variable array data structure wherein:

a z-axis of the data structure represents a set of common blocks for each logical topology of a VHDL logic gate;

an x-axis of the data structure represents a delay name for the gate topology; and

a y-axis of the data structure represents an actual delay value.

42. The computer readable medium of claim 41, wherein the z-axis of the data structure represents a generic delay name common to a plurality of logic gates.

43. The computer readable medium of claim 35, further comprising instructions for:

collecting delay values from a VHDL standard delay file according to a second predetermined correlation policy;

sorting the delay values;

removing duplicate delay values;

grouping the delay values into correlation sets;

outputting a second analysis file;

generating statistical data for the analysis file and the second analysis file; and

comparing the statistical data to determine which correlation policy is most efficient.